您在以下反白的欄位中輸入了含有無效字元的值。 請只用有效字元修改您的選擇。

產品未必與您的搜尋完全相符

您先前購買過這項產品。 檢視歷史記錄

 
 

EF-VIVADO-ENTER-NL

Vivado Design Suite: HL Design Edition Node-Locked (Client) License

XILINX EF-VIVADO-ENTER-NL
×
×

圖片僅供舉例說明。 請參閱產品描述。

製造商:
XILINX XILINX
製造商產品編號:
EF-VIVADO-ENTER-NL
訂購代碼:
2780316
產品範圍
Vivado Design Suite Series

產品訊息

想要查看類似產品?只要選擇以下所需屬性並按下按鈕即可 ×


:
-

:
Artix-7, Kintex-7, Spartan-7, UltraScale, UltraScale+ MPSoC, Virtex-7, Zynq-7000

:
-

:
Node Locked

:
1

:
Linux, Windows

:
Vivado Design Suite Series

尋找類似產品 選擇並修改上方屬性,尋找類似的產品。

技術文件 (2)

CAD 下載

×

條款與條件

CAD Models - Notice
CAD Models and drawings are provided to you on a revocable limited licence for your internal use only but remain the property of the manufacturer who retain all intellectual property rights and ownership. They are provided to assist you in decision making and as design guide but are not guaranteed to be error free, accurate or up to date and is not intended to be taken as advice.
Use of these CAD models and other options provided are downloaded and used entirely at your own risk and by continuing you confirm acceptance of the above.

接受 取消

產品總覽

The EF-VIVADO-DESIGN-NL from Xilinx is Vivado® Design Suite with HL design edition and node locked license. It offers a new approach for ultra high productivity with next generation C/C++ and IP based design. When coupled with the new UltraFast™ high level productivity design methodology guide, this unique combination is proven to accelerate productivity by enabling designers to work at a high level of abstraction while facilitating design reuse and users can realize a 10 to 15x productivity gain over traditional approaches. This tool suite is architected to increase the overall productivity for designing, integrating and implementing systems using the Xilinx® UltraScale™, 7 series devices, Zynq® UltraScale+™ multiprocessor system-on-chip device and Zynq®-7000 All Programmable (AP) SoC. The new HL edition supplies design teams with the tools and methodology needed to leverage C-based design and optimized reuse, IP sub system reuse, integration automation and accelerat
  • Partial reconfiguration, synthesis, place and route
  • Vivado® simulator, Vivado® device programmer, Vivado® logic analyzer
  • Vivado® serial I/O, analyzer debug IP (ILA/VIO/IBERT)
  • Software defined IP generation with Vivado® high level synthesis
  • Block based IP integration with Vivado® IP integrator
  • Brings ultra high productivity to mainstream systems and platform designers
  • 4x faster implementation, 20% better design density
  • Up to 3-speedgrade performance, advantage for low end, mid-range and 35% power advantage in high end

應用

Embedded Design & Development

註腳

Please note this product is Non-Cancellable and Non-Returnable (NCNR)
暢銷品

數位遞送

請於 3 個上班日內下載

此項目無法取消或退貨

NT$86,990.88

不提供定價。 請聯絡客戶服務

價格
每個
多項: 1 最少: 1
數量 價格 您的價格
 
 
1+ NT$86,990.88
促銷價格
合約價格
網路專用價格
網路專用合約價格
 
 
 

不提供定價。 請聯絡客戶服務

No longer stocked:: No Longer Manufactured::
新增至購物車
新增
限制的項目
新增零件編號/ 品項附註
總價:
總價: ( )
總價: --