需要更多?
| 數量 | 價格 |
|---|---|
| 1+ | NT$459.980 |
| 10+ | NT$315.620 |
| 96+ | NT$236.430 |
| 192+ | NT$222.760 |
| 288+ | NT$218.320 |
| 576+ | NT$217.500 |
產品訊息
產品總覽
AD8612 is a dual 4ns comparator with a latch function and complementary output. This is a good choice for timing circuits and line receivers. Propagation delays for rising and falling signals are closely matched and tracked over temperature. It is a good choice for clock recovery because the duty cycle of the output matches the duty cycle of the input. Application includes high speed timing, clock recovery and clock distribution, line receivers, digital communications, phase detectors, high speed sampling, read channel detection, PCMCIA cards, zero-crossing detector, high speed analogue-to-digital converter (ADC), upgrade for LT1394 and LT1016 designs.
- Offset voltage is 1mV (typ, V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Offset voltage drift is 4μV/°C (typ, V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Input common-mode voltage range from 0.0 to 3.0V (V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Common-mode rejection ratio is 85dB (typ, 0V ≤ VCM ≤ 3.0V, TA = 25°C)
- Input capacitance is 3.0pF (typ, V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Input frequency is 100MHz (400mV p-p sine wave, V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Rise time is 2.5ns (typ, 20% to 80%, V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Fall time is 1.1ns (typ, 80% to 20%, V+ = 5.0V, V- = VGND = 0V, TA = 25°C)
- Clock slew rate is 2 - 4V/ns (typ, recommended for best linearity, TA = +25°C)
- 14 lead TSSOP package, operating temperature range from -40°C to +85°C
附註
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
技術規格
High Speed
4ns
TSSOP
Complementary
Surface Mount
85°C
-
No SVHC (04-Feb-2026)
TSSOP
2 Comparators
2Channels
4.5V to 5.5V, 2.7V to 6V
14Pins
Single Supply
-40°C
-
MSL 1 - Unlimited
-
Complementary
4ns
法規與環境保護
承擔產品生產最後程序之國家原產地:Philippines
承擔產品生產最後程序之國家
RoHS
RoHS
產品合規憑證