需要更多?
| 數量 | 價格 |
|---|---|
| 1+ | NT$158.850 |
| 10+ | NT$103.990 |
| 48+ | NT$81.370 |
| 144+ | NT$70.140 |
| 288+ | NT$64.520 |
| 528+ | NT$60.350 |
產品訊息
產品總覽
ADN4668 is a 3V LVDS quad CMOS differential line receiver offering data rates of over 400Mbps (200MHz) and ultralow power consumption. It features a flowthrough pin configuration for easy PCB layout and separation of input and output signals. The device accepts low voltage (310mV typical) differential input signals and converts them to a single-ended, 3V TTL/CMOS logic level. It also offers active-high and active-low enable/disable inputs (EN and EN) that control all four receivers. They disable the receivers and switch the outputs to a high impedance state. This high impedance state allows the outputs of one or more ADN4668s to be multiplexed together and reduces the quiescent power consumption to 3mW typical. Typical applications are point-to-point data transmission, multidrop buses, clock distribution networks, backplane receivers.
- ±15KV ESD protection on receiver input pins
- Flow-through pin configuration simplifies PCB layout
- High impedance outputs on power-down, Low power design (3mW quiescent typical)
- Interoperable with existing 5V LVDS drivers
- Supports open, short, and terminated input fail-safe 0V to −100mV threshold region
- Conforms to TIA/EIA-644 LVDS standard
- Output high voltage, VOH is 3.3V typ (IOH=−0.4mA, VID=200mV, VDD=3.0V to 3.6V, CL=15pF to GND)
- 16-lead standard small outline package [SOIC-N]
- Temperature rating range from −40°C to +85°C
附註
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
技術規格
-
3V
NSOIC
-40°C
-
MSL 1 - Unlimited
Point-to-point Data Transmission, Backplane Receivers, Clock Distribution Networks, Multidrop Buses
3.6V
16Pins
85°C
-
No SVHC (25-Jun-2025)
技術文件 (1)
法規與環境保護
承擔產品生產最後程序之國家原產地:Philippines
承擔產品生產最後程序之國家
RoHS
RoHS
產品合規憑證