
需要更多?
| 包裝類型 | 數量 | 單價: | 總計 |
|---|---|---|---|
| 條帶式包裝 | 5 | NT$9.470 | NT$47.35 |
| 總計 價格 | NT$47.35 | ||
| 數量 | 價格 |
|---|---|
| 5+ | NT$9.470 |
| 10+ | NT$5.680 |
| 100+ | NT$4.500 |
| 500+ | NT$4.270 |
| 1000+ | NT$3.820 |
| 5000+ | NT$3.690 |
| 10000+ | NT$3.620 |
產品訊息
產品總覽
The SN74LVC1G374DCKR is a single D-type Flip-flop designed for 1.65 to 5.5V VCC operation. It features a 3-state output designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers and working registers. On the positive transition of the clock input, the Q output is set to the logic level set up at the data (D) input. A buffered OE\ input can be used to place the output in either a normal logic state or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components. OE\ does not affect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
- Supports down translation to VCC
- Ioff Supports live insertion, partial-power-down mode and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, class II
- 10µA Maximum low power consumption
- ±24mA Output drive at 3.3V
- Green product and no Sb/Br
應用
Industrial
技術規格
74LVC1G374
3ns
-
SC-70
Positive Edge
1.65V
74LVC
-40°C
-
MSL 1 - Unlimited
D
175MHz
SC-70
6Pins
Tri State Non Inverted
5.5V
741G374
125°C
-
技術文件 (1)
法規與環境保護
承擔產品生產最後程序之國家原產地:China
承擔產品生產最後程序之國家
RoHS
RoHS
產品合規憑證
